This paper presents the design of a third order low-pass Σ∆ analogto-digital converter (ADC) employing a continuous-time (CT) loop filter. The loop filter is implemented using Gm − C integrators, where the transconductors are implemented using CMOS transistors only. System level as well as transistor level design issues for power efficiency is discussed. A prototype Σ∆ ADC intended for weak biological signals restricted to bandwidths below 4 kHz has been manufactured in a standard 0.35 µm CMOS technology. The ADC has a measured resolution of 10 bits and a dynamic range (DR) of 67 dB at a sampling rate of f s = 1.4 MHz, while drawing a bias current of 60 µA from a modest supply voltage of 1.8 V, thus consuming 108 µW of power.
INTRODUCTION
The last few decades has seen a rapidly growing interest in the implementation of systems-on-chip for sensing, recording and processing of various physical signals, ranging from micromachined silicon sensor readouts to biological signals. A typical configuration for these systems consists of an analog frontend for preprocessing the often weak signal input followed by an A/D converter leaving the signal for further digital processing. As many of these systems are designed for portability, low power consumption of the system components is crucial.
In this paper we propose a continuous-time Σ∆ A/D converter suitable for quantizing preamplified nerve signals recorded by cuff-electrodes. The main energy of human nerve signals lie in the frequency band 400 Hz < f sig < 4 kHz and has a typical maximum amplitude of ±10 µV [1] . A preamplifier which brings the nerve signal to ±100 mV has previously been implemented and is reported in [2] .
CT loop filters hold several advantages over their discrete-time counterparts. As the sampler is located deep inside the modulator loop, implicit anti-aliasing is provided by the CT loop filter. Furthermore, the gain-bandwidth-product (GBW) of the active element in the CT loop filter can be significantly lowered compared to traditional switch-capacitor implementations for a given sampling frequency implying power savings [3] . The drawbacks of using a CT loop filter is increased sensitivity to clock jitter and loop delay.
For low power implementation of Σ∆-modulators, the singleloop architecture as shown in fig.1 is preferred, as only the first integrator in the loop has strict requirements imposed on it. The requirements for the remaining integrators can be relaxed as all internal nodes are filtered to the output. 
CT Σ∆-MODULATOR SYSTEM DESIGN
As shown in fig. 1 , the quantizer is modelled by a gain factor K and an additive white noise source q(n). The feedback DAC is a NRZ zero-order hold waveform and the s-domain transfer function of the DAC is given by:
The overall loop filter function can be written:
The signal transfer function (STF) and noise transfer function (NTF) from a loop-filter perspective are respectively:
By choosing an appropriate NTF, e.g. a butterworth highpass filter, the feedback coefficients can be derived [3] . Σ∆-modulators are characterized by having a maximum stable input amplitude (MSA), which will cause the modulator to become unstable when exceeded. The MSA is inversely proportional to the loop filter order and cutoff frequency ω 0, i.e. the more aggressively we high-pass filter the quantization noise, the less signal power can be applied while maintaining stable operation [3] .
For a given quantization noise power σ 2 q , the inband quantization noise power for a channel [f low ; f high ] can be found:
The resulting maximum signal-to-quantization-noise-ratio (SQNR) at the MSA is then: The optimum loop filter order, sampling frequency and loop filter cut-off frequency ω 0, with regards to minimizing the power consumption for a required SQNR can be found by using the design methodology described in [3] . For 10 bits performance for our given bandwidth, a third order loop filter with a cut-off frequency of 80 kHz and a sampling frequency of 1.4 MHz was found to be optimal as a second order filter would require a high sampling frequency, whereas a fourth order filter would degrade stability.
IMPLEMENTATION

Transconductor Core
The integrators were implemented as G m − C structures. A principle block diagram of an integrator is shown in fig. 2 (a), where the integrator is shown in a single-ended version for simplicity. The integrator unity-gain frequency is given by ω 0 = Gm1/Cint. The integrator employs two transconductors for the signal input and the modulator DAC feedback respectively. The feedback DAC function is implemented by letting the ADC output y(n), control a switch selecting either a positive or negative voltage reference V ref+/-. The feedback factor is determined by c = G m2/Gm1. The two transconductors employed in an integrator were implemented in a single MOST-only structure by using an extended version of the transconductor introduced in [4] , shown in a singleended version in fig. 2(b) . The transconductors G m1 and Gm2 of fig. 2 (a) are realized by biasing M1 and M2 in the triode region thus realizing a two-input transconductor. The drain voltage of M1 and M2 is set by the bias voltage V B and held constant through the negative feedback loop comprising M3 and M4. Hence, the source node of M3 constitutes a virtual ground node well suited for current summing. M3 is biased in weak inversion to maximize the g m/ID-ratio whereas all other MOSTs are biased in strong inversion for good matching. The signal currents produced by M1 and M2 are thus sensed by M3 resulting in a voltage change at the gate of M4 modulating the M4 current iDS. The summed signal current is accessed through M5 which mirrors the M4 iDS.
Using the EKV-model, the drain current for a PMOST biased in the triode region is given by [5] :
where V th,p is the threshold voltage, n is the slope factor and all terminal voltages are referred to the bulk. Eq. held constant. The transconductance of M1 and M2 constituting G m1 and Gm2 in the overall dual input transconductor is equal to the triode region small-signal transconductance:
From eq. (6) we see that the transconductance is tunable by regulating the drain-source voltage enabling us to tune the loop filter cut-off frequency ω 0 to the desired frequency. The necessary bias current of the transconductor core is determined by the speed requirements of the negative feedback loop. An approximate expression for the loop GBW is given by: GBW = g m4/(2cgs4 + c gd3 + cIB). Voltage excursions on the drain of M1 and M2 will result in modulation of the transconductor output current given by: ∆i ds1,2 = ∆v ds1,2 (g ds1 + g ds2 ). The amplitude of the voltage excursions is given by regulated impedance seen at the source node of M3 Z x. An approximate expression for this impedance for frequencies greater than the loop 3dB frequency is:
From eq. (7), we see that the impedance can be lowered by increasing the loop GBW and gm3, hence giving us the required bias current necessary for a given input frequency.
Differential Transconductor
A fully differential version of the dual-input transconductor can be easily realized by duplicating the circuit of fig. 2 as shown in fig. 3 . Common mode stabilization is achieved by including a commonmode-feedback (CMFB) circuit which is constructed by replicating the transconductor core as seen in fig. 3 . Output commonmode voltage deviation is sensed by M1C and M2C which injects current through the 2:1 mirrors to correct the output voltage. The aspect ratio of M1C and M2C are set equal to half the aspect ratio sum of M1 and M2. So we have W 1C = W2C = (W1 + W2) /2, hereby ensuring that the correct common-mode level is set for the succeeding integrator. The 2:1 mirrors employed by the CMFB circuit will also half the small signal current, hence the differential transconductor has transconductance equal to half the single-ended version:
Due to the filtering of the internal nodes in the loop filter, the requirements for the 2nd and 3rd transconductors can be relaxed. A summary of the transconductor performances is given below: 
Comparator
As the quantizer in the ADC modulator consists of a single bit, a comparator suffices. A schematic of the realized comparator is shown in fig. 4 . It consists of a preamplifier stage and a track and latch output stage. During the low state of the clock, the M6 positive feedback pair is switched off and the M5 pair is switched on. The loop gain around the M4 and M5 pairs is in this case <1 and the comparator operates in track mode with a gain given by:
As the clock goes high, switch S2 turns off and the loop gain around the M4 pair is now >1. Switch S1 turns on enabling the M6 positive feedback pair and the comparator output is latched. A digital set-reset latch succeeds each of the comparator outputs in order to restore the output to full digital levels.
Capacitor dimensioning
A figure of merit for transconductors is the noise-excess-factor (NEF) which is defined as the ratio of transconductor output thermal noise conductance to the transconductance:
For the employed transconductor, the NEF can be shown to be [4] :
The thermal noise accumulated on the integrating capacitor is: Referred to a given reference voltage V ref , the total amount of noise allowable for a resolution of b bits is given by:
We have previously derived an expression for the inband quantization noise eq. (3). Combining equations (12-13) and eq. (3), we can solve for the minimum allowable capacitor size: 
MEASUREMENTS
The circuit was implemented in a standard 0.35 µm CMOS process. A chip microphotograph is shown in fig. 5 , where the Σ∆-modulator is contained in the lower half of the chip.
An example output spectrum is shown in fig. 6 , for an input tone at 1.3 kHz with an amplitude of 0.8V ref . The second harmonic is seen to dominate the spurious performance, which is most likely caused by mismatches between the positive and negative signal paths. Fig. 7 shows the measured signal-to-noise-plus-distortion ratio (SNDR) for two different tone frequencies versus the normalized input signal V in/Vref for one of the test chips. Though the harmonic performance is unexpectedly dominated by the second harmonic we still achieve a max. SNDR of approx. 62 dB at the low tone frequency at 340 Hz, which deteriorates to approx. 56 dB for the higher tone frequency at 1300 Hz. The average max. SNDR over the ten test chips for an input tone of 1864 Hz was measured at 58.4 dB.
The measured average current drawn in the ten test chips is 60 µA from a 1.8 Vsupply giving an average power consumption of P = 108 µW, excluding bias circuitry and input buffers. This work [6] [ The measured performance of the circuit is summarized in table 1 together with results of recent similar work.
CONCLUSION
A low-power CT ADC has been implemented using G m − C integrators. The transconductors were implemented using MOST only, whereas the integrating capacitors were implemented as polypoly capacitors. However as all capacitors are grounded, poly-well capacitors are feasible for a MOST only implementation of the ADC thus making it suitable for implementation in pure digital CMOS standard processes. Comparison with prior work shows that CT loop-filters are a good alternative to switch-capacitor DT loop-filters for low-power Σ∆ ADCs. The transconductor employed is reported operational at a supply of 1.2 V in a 0.18 µm technology [4] , implying that sub 75 µW operation of the ADC could be achieved. 
